Spacer Engineered FinFET Architectures
High-Performance Digital Circuit Applications| By: | Sudeb Dasgupta; Brajesh Kumar Kaushik; Pankaj Kumar Pal |
| Publisher: | Taylor & Francis |
| Print ISBN: | 9780367573553 |
| eText ISBN: | 9781351751032 |
| Edition: | 1 |
| Copyright: | 2017 |
| Format: | Reflowable |
Lifetime - $86.24
eBook Features
Instant Access
Purchase and read your book immediately
Read Offline
Access your eTextbook anytime and anywhere
Study Tools
Built-in study tools like highlights and more
Read Aloud
Listen and follow along as Bookshelf reads to you
Details
Table of Contents
This book focusses on the spacer engineering aspects of novel MOS-based device–circuit co-design in sub-20nm technology node, its process complexity, variability, and reliability issues. It comprehensively explores the FinFET/tri-gate architectures with their circuit/SRAM suitability and tolerance to random statistical variations.