Back to results
Cover image for book Unleash the System On Chip using FPGAs and Handel C

Unleash the System On Chip using FPGAs and Handel C

By:Rajanish K. Kamat; Santosh A. Shinde; Vinod G Shelake
Publisher:Springer Nature
Print ISBN:9781402093616
eText ISBN:9781402093623
Edition:0
Copyright:2009
Format:Page Fidelity

eBook Features

Instant Access

Purchase and read your book immediately

Read Offline

Access your eTextbook anytime and anywhere

Study Tools

Built-in study tools like highlights and more

Read Aloud

Listen and follow along as Bookshelf reads to you

With the rapid advances in technology, the conventional academic and research departments of Electronics engineering, Electrical Engineering, Computer Science, Instrumentation Engineering over the globe are forced to come together and update their curriculum with few common interdisciplinary courses in order to come out with the engineers and researchers with muli-dimensional capabilities. The gr- ing perception of the ‘Hardware becoming Soft’ and ‘Software becoming Hard’ with the emergence of the FPGAs has made its impact on both the hardware and software professionals to change their mindset of working in narrow domains. An interdisciplinary field where ‘Hardware meets the Software’ for undertaking se- ingly unfeasible tasks is System on Chip (SoC) which has become the basic pl- form of modern electronic appliances. If it wasn’t for SoCs, we wouldn’t be driving our car with foresight of the traffic congestion before hand using GPS. Without the omnipresence of the SoCs in our every walks of life, the society is wouldn’t have evidenced the rich benefits of the convergence of the technologies such as audio, video, mobile, IPTV just to name a few. The growing expectations of the consumers have placed the field of SoC design at the heart of at variance trends. On one hand there are challenges owing to design complexities with the emergence of the new processors, RTOS, software protocol stacks, buses, while the brutal forces of deep submicron effects such as crosstalk, electromigration, timing closures are challe- ing the design metrics.