Back to results
Cover image for book Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation

16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006, Proceedings
By:Johan Vouncks; ‎Nadine AzemardCrestani; ‎Philippe Maurine
Publisher:Springer Nature
Print ISBN:9783540390947
eText ISBN:9783540390978
Edition:1
Copyright:2006
Format:Page Fidelity

eBook Features

Instant Access

Purchase and read your book immediately

Read Offline

Access your eTextbook anytime and anywhere

Study Tools

Built-in study tools like highlights and more

Read Aloud

Listen and follow along as Bookshelf reads to you

This book constitutes the refereed proceedings of the 16th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2006. The book presents 41 revised full papers and 23 revised poster papers together with 4 key notes and 3 industrial abstracts. Topical sections include high-level design, power estimation and modeling memory and register files, low-power digital circuits, busses and interconnects, low-power techniques, applications and SoC design, modeling, and more.